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ABSTRACT 
This chapter presents a design optimization methodology for analog radiofrequency (RF) blocks based on 
the gm/ID technique and on the exploration of all inversion regions (from weak inversion or sub-threshold 
to strong inversion or above threshold) of the MOS transistor in nanometer technologies. The use of semi-
empirical models of MOS transistors and passive components, as inductors or capacitors, assure accurate 
designs, reducing time and efforts for transferring the initial block specifications to a compliant design. 
This methodology permits the generation of graphical maps to visualize the evolution of the circuit 
characteristics when sweeping both the inversion zone and the bias current, allowing reaching very good 
compromises between performance aspects of the circuit (e.g. noise and power consumption) for a set of 
initial specifications. In order to demonstrate the effectiveness of this methodology, it is applied in the 
design of two basic blocks of RF transceivers: low noise amplifiers (LNAs) and voltage controlled 
oscillators (VCOs), implemented in two different nanometer technologies and specified to be part of a 
2.4 GHz transceiver. A possible design flow of each block is provided; resulting designs are implemented 
and verified both with simulations and measurements. 
1. INTRODUCTION 
The variety of wireless applications in areas as diverse as medicine, entertainment or environment have 
originated a wide spectrum of wireless standards and therefore, of circuit specifications. This diversity in 
the circuit characteristics together with the shrinking time to market results in design challenges. To keep 
pace with this innovation, RF designers, as never before, need reliable optimization tools helping them 
from the beginning of the design process. 
 
Some RF standards are very demanding in terms of power consumption but they have relaxed 
performance requirements e.g. in terms of channel bandwidth or noise and frequency synthesizer spectral 
purity, as in the case of IEEE 802.15.4 standard (on which ZigBee is based) and low-energy Bluetooth 
(IEEE 802.15.1-2002). Power consumption constraints the transceiver design and forces to assign 
carefully the power budget of each block of the chain. It also has a strong influence on the noise, linearity, 
gain and other characteristics. A well known trade-off is especially noticeable between power and 
inherent noise of blocks as LNAs, mixers or VCOs. To take advantage of this compromise, the designer 
needs a deep and accurate knowledge of the block behavior and its devices to reach an optimized design, 
especially when using nanometer technologies. 
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The trade-offs between consumption and noise, among other performances, are strongly determined by 
the characteristics of the active element: the MOS transistor. These characteristics change as a function of 
the inversion region in which the MOS transistor is biased: strong inversion (above threshold), moderate 
inversion (approximately “around” threshold) and weak inversion (sub-threshold). In Section 2 a 
summary of the characteristics and the implications of working in each of these zones are presented. 
 
When working in radiofrequency, the MOS transistor has been traditionally biased in strong inversion. It 
is because in this region the transistor has a smaller size and drives a higher current than in moderate or 
weak inversion. This leads to a reduction of parasitic capacitances and an increment in the 
transconductance. Therefore, as the MOS transition frequency fT is proportional to the transconductance 
and to the inverse of its parasitic capacitance, the maximum frequency of operation increases in strong 
inversion region. However, as it will be shown later, this increased maximum frequency of operation is 
obtained at the expense of a very low ratio between transconductance and bias current (below 5 V-1 
instead of the 38 V-1 achievable with a bipolar transistor at ambient temperature).  The effect of moving 
from strong inversion through weak inversion implied a considerable current reduction, but in contrast, 
parasitic capacitances are higher as transistor dimensions increase. For example, for sub-micrometer 
technologies the high frequency design in moderate was limited up to one gigahertz (Barboni, Fiorelli & 
Silveira , 2006).  
 
However, the tremendous channel length reduction to below 100 nm, and the improvement in passive 
components, i.e. inductors and capacitors, are opening the path to feasible implementations. So, nowadays 
it is possible to use CMOS technology without increasing the consumption and even reduce it much more 
by working in the moderate and weak inversion in the range of several gigahertz for minimum length 
transistor. This can be achieved even considering the MOS transistor working below the quasi-static limit 
of one tenth of fT (Tsividis, 2000, p. 492) and therefore greatly simplifying the circuit analysis.  
 
Many implementation examples working in moderate and weak inversion are found in literature. Porret, 
Melly, Python, Enz and Vittoz (2001) and Melly, Porret, Enz, and Vittoz (2001) presented the design of a 
receiver and a transmitter, respectively, for 433 MHz in CMOS, working in moderate inversion. Ramos et 
al. (2004) showed the design of an LNA in 90 nm technology for 900 MHz in moderate/weak inversion. 
Barboni et al. (2006) utilized the moderate inversion to implement an RF amplifier and a VCO at 
900MHz, Shameli and Heydari (2006) designed a CMOS 950 MHz LNA in moderate inversion. Lee and 
Mohammadi (2007) designed a 2.6 GHz VCO in weak inversion in CMOS. To provide a final example, 
Jhon, Jung, Koo, Song and Shin (2009) designed a 0.7 V - 2.4 GHz LNA in deep weak inversion. All 
these works show how, in the last decade, the design in moderate and weak inversion in CMOS at RF 
became consolidated. Nevertheless, there is a lack of studies that analyze the performance of an RF 
design in all the inversion regions of the MOS transistor.  
 
In this chapter, we present an RF design systematic approach for all-inversion regions starting from the 
data provided by the nanometer technology foundries and leading to successfully measured circuits. The 
basis of this method is the use of the gm/ID based tool of the MOS transistor (Silveira, Flandre & Jespers, 
1996). As it will be discussed later on, the gm/ID ratio is an intrinsic MOS characteristic slightly dependent 
on the transistor aspect ratio and directly related to the inversion level of the transistor. The inversion 
level is directly associated with the normalized current or current density, defined as i=ID/(W/L), and 
gm/ID is one-to-one related with i. Biasing the transistor in strong inversion means low gm/ID values and 
high i currents while working in weak inversion is translated to high gm/ID figures and low i values.  
 
Several factors make useful the gm/ID parameter. Firstly, the ease to write circuit design expressions as a 
function of this parameter, since generally the transconductance and the current are part of them. 
Secondly, its value gives a direct indication of the inversion region and of the efficiency of the transistor 
in translating current consumption into transconductance. Finally, its variation is constrained to a very 
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small range, efficiently covered with a grid of some tens of values of gm/ID (e.g. from 3 V-1 to 28 V-1 in 
nanometer bulk CMOS). Utilizing this variable in the circuit expressions and sweeping the gm/ID value 
allows obtaining a set of design space maps. For example, circuit characteristics as noise, gain, 
consumption, among others, can be displayed as function of gm/ID. This graphical representation helps the 
designer to study the evolution and trade-offs of some of these characteristics when working in any of the 
three regions.  
 
Along this chapter, we will state a very general RF design methodology for all inversion regions of the 
MOS transistor suitable for RF circuits as diverse as LNAs or VCOs. To develop this design 
methodology, four general steps should be followed. 
 
Firstly, the DC behavior of MOS transistor has to be captured in curves or expressions of gm/ID, gds, and 
intrinsic capacitances versus i. This requires a MOS transistor model accurately characterized in 
all-inversion regions. In addition, good short-channel MOS noise model and their correspondent 
parameters should be known. All this will be detailed in Section 2. 
 
Secondly, follows the extraction of passive component models, as will be discussed in Section 3. 
 
In third place comes the modeling of the RF block with a set of equations modified in order to express 
them in terms of gm/ID or i. 
 
Finally, it is necessary to establish a design flow to arrange the computations, the application of the 
technological data collected in the two first steps, and the relations between them and the decisions fixed 
by block specifications and technological constraints. These two last steps are described in Section 4 
through two application examples. The electrical simulation and measurement results of the 
implementations of these examples, an LNA and a VCO, are also presented in order to show the 
usefulness and effectiveness of the design methodology. 
2. MOS TRANSISTOR ANALYSIS AND GM/ID TOOL 
2.1 MOS operation and modeling 
2.1.1 MOS transistor inversion regions 
The simplest, strong inversion model of the MOS transistor considers that when the gate-bulk voltage is 
lower than the threshold voltage, there is no significant inversion channel in the transistor and therefore 
the drain current ID is zero. In practice the inversion charge in the channel is gradually reduced as the gate 
voltage decreases, as seen in Fig. 1(a), where the current ID versus VG is plotted in a logarithmic scale. 
Below the threshold voltage Vthres the current is not zero and has an exponential relation with the gate 
voltage; this current is often referred to as sub-threshold current.  
 
In this sub-threshold region the main current conduction mechanism is through diffusion, where the 
current is proportional to the charge concentration gradient. The diffusion current component, negligible 
in the above-threshold operation, is also the main mechanism in a bipolar transistor, which shares with the 
MOS sub-threshold region the characteristic of having an exponential voltage to current characteristic. 
Above the threshold, the dominating current conduction mechanism is drift, where the current is 
proportional to the inversion charge concentration, leading this mechanism to the classic quadratic 
relationship between gate voltage and drain current. 
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Summarizing, depending on the value of VG, three behavioral regions of the saturated MOS transistor, can 
be distinguished, as Fig. 1(a) shows: 
 
• Strong inversion (S.I.): when VG is higher than approximately 100 mV of the threshold voltage 
Vthres, the inversion channel is strongly established, the drift current is the dominant. Here it is the 
well-known classic quadratic ID-VG MOS equations. 
 
• Weak inversion (W.I.): for low VG voltages, far below Vthres, the number of free charge is very 
small, so the inversion in the channel is weak. Here the dominant method of conduction is 
diffusion and the current ID has an exponential relationship with VG (ID ∝ exp(VG/(nUT)); that is 
why log(ID) in Fig. 1(a) has a constant slope in this zone. Parameter n is called the slope factor 
and UT is the thermal voltage. 
 
• Moderate inversion (M.I.): when VG is around Vthres both conduction mechanisms are significant 
and the final effect is a mixture of both. The mathematical expression in this zone is neither 
quadratic nor exponential. 
2.1.2 gm/ID characteristic 
As mentioned in the Introduction, the gm/ID ratio is a MOS characteristic which is directly related with the 
inversion region of the transistor. Let us show why this happens. 
 
The coefficient gm/ID is the slope of the curve ID versus VG in a logarithmic scale because: 
/ log( )m D G D
D D G
g I V I
I I V
∂ ∂ ∂= = ∂  (1) 
As Fig. 1(a) shows, the maximum slope of the curve, that is, the maximum gm/ID ratio, appears in the 
weak inversion region, decreasing until reaching strong inversion. Firstly, this means that the weak and 
moderate inversion regions are more adequate for low power efficient designs. In these regions, the 
values of gate voltage VG (around 100 mV below the threshold voltage) and the saturation drain voltage 
VDsat (from 100 mV to 150 mV) are very low, which make these zones very adequate for low supply 
voltage operation. 
 
 
The gm/ID ratio is a measure of the efficiency to translate ID into the transconductance gm, because the 
greater gm/ID value the greater transconductance which can be obtained at a constant current value. The 
inset of Fig. 1(a) shows the gm/ID curve as a function of ID (which is the variable used for MOS biasing). 
The maximum value of gm/ID is approximately 1/nUT; for the technology used to generate Fig. 1(a), this 
value is approximately 28 V-1; for gm/ID higher than 17 V-1 the transistor is in weak inversion; for gm/ID 
lower than 8 V-1, it is in strong inversion, and for gm/ID in the midst of this range, it is in moderate 
inversion. 
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Fig.1 (a) Drain current ID versus VGS and gm/ID vs. ID (inset) for an nMOS transistor with an aspect ratio 
of W/L=6μm/100nm. (b) gm/ID vs. normalized current i and gds/ID vs. i (inset) for a set of 100nm nMOS 
transistors with widths in the range of [6μm, 320μm]. (c) Transition frequency fT and gm/ID versus ID. (d) 
Intrinsic capacitance Cgs’ vs. i. 
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gm/ID versus transistor size 
For a specific transistor size, if an increment in the fT is needed, as fT ≈ gm/(2πCgs), the transconductance 
gm (and so ID) should be raised, meaning a reduction in gm/ID. But gm can also be changed modifying the 
transistor size. 
From a general expression of the MOS drain current  
1( , , ; )D G S D
WI f V V V
L
= L , (2) 
where the dependence of the function f1 (usually named normalized current i=ID /(W/L)) with the 
transistor length L is explicitly considered only for short channel MOS. 
The transistor transconductance is 
1( , , ; )/ G S Dm D G
G
f V V V LWg I V
L V
∂= ∂ ∂ = ∂  (3) 
then 
( ) ( )( )11
2
1
log /( / )log// DGm D D
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I W Lff V
2( /( / )) ( )g I f V V
∂∂∂ ∂= = = = =∂ ∂ f I W L f i . (4) 
Because i=f1 does not depend on the transistor width W, the gm/ID ratio vs. i curve is a constant for MOS 
transistors with equal length, as shown in Fig. 1(b). Really that is true if you do not consider very narrow 
devices, which, usually are not applied for transconductance generation in radiofrequency, especially in 
moderate and weak inversion. Moreover, for short channel devices, it is necessary to consider the slight 
variation of gm/ID with L due to its implicit dependence on i according to (2). 
  
So, to increase gm while maintaining a good current efficiency, W should be increased maintaining 
constant ID /(W/L) (and consequently gm/ID), while increasing ID. As a drawback, increasing W means 
increasing the parasitic capacitances, which implies reducing the transistor fT. These two opposing factors 
(maintaining or improving gm/ID when increasing both W and ID but increasing the parasitic capacitances) 
show the existence of an optimum in the compromise bandwidth-consumption (fT - ID) which generally 
appears in moderate inversion. These dependences are shown in Table I where, for a given 
transconductance of 5 mS, the impact of operating in strong, moderate or deep weak inversion is shown. 
The table exemplifies how working in moderate inversion region allows decreasing consumption while 
keeping acceptable frequency and die area characteristics. 
 
gm=5 mS S.I. M.I. W.I. 
gm/ID, V-1 4 14 25 
ID, A 1.25 m 357 μ 200 μ 
i, A 17.8 μ 0.79 μ 12 n 
W, m 7  μ 45  μ 1.59 m
fT /10, GHz 16 3 0.2 
VG , V 0.85 0.56 0.36  
Table I. nMOS characteristics for S.I, M.I and W.I. 
 
 
The curve gm/ID versus i=ID/(W/L) is a technological characteristic, and will be our fundamental design 
tool. As mentioned before, it is strongly related to the performance of analog circuits and gives an 
indication of the transistor region of operation. Also, the gm/ID vs. i curve provides a tool for calculating 
transistor dimensions, as will be discussed in Section 3. This curve slightly varies with the transistor 
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width and length, and only changes appreciably for narrow or very short channels.  For the final design 
examples of this chapter, this curve is extracted for the minimum transistor length (100 nm) and a set of 
widths {1, 10, 100, 320} μm. This small range is enough for covering very well the variations of gm/ID vs. 
i in the whole transistor region. Because of this slight variation in the curve gm/ID vs i with the transistor 
dimensions, the methodology presented here makes sense. In Fig. 1(b), for a 90 nm technology, the 
behavior of gm/ID vs. i when the width of a minimum length transistor changes from W=6 μm to 
W=320 μm is observed, depicting how little is the change of the gm/ID curve for different MOS widths. 
gm/ID versus fT
As well as the gm/ID versus i is used to calculate the transistor dimensions, when used together with the 
transistor gate capacitances versus i, the frequency fT versus i can be found, as Fig. 1(c) shows. This curve 
gives an idea of the frequency limits of the technology used when different inversion zones are 
considered.  As Fig. 1(c) stands, when working with nanometer technologies and in strong inversion, fT 
frequencies can reach hundreds of gigahertz whereas in deep weak inversion those frequencies drop down 
to levels of hundreds of megahertz. For the example of Fig. 1(c) and Table I, and considering again the 
very restrictive quasi-static limit for the working frequency of one tenth of fT, for a gm/ID around 4 V-1 the 
operating frequency can be up to the tens of gigahertz, whereas with a gm/ID around 25 V-1 the operating 
frequency falls to the gigahertz. This simple check lets the designer to know the limitations of the 
technology in terms of frequency in each level of inversion. 
2.1.3 Output conductance gds and gds/ID 
Another small signal parameter required in our methodology to describe the MOS behavior is the output 
conductance gds. It dramatically increases in nanometer transistors with respect to micrometer ones, due to 
the shortening of the channel length L (Tsividis, 2000, page 372). This effect must be taken into account 
because it begins to influence on certain RF blocks. For example, in an LC tank-VCO the conductance gds 
affects the value of the final gm chosen, and hence the bias current and the phase noise; in a 
Common-Source LNA it changes the maximum gain of the circuit. Therefore, a ratio similar to gm/ID can 
be applied (Jespers, 2010) which is the gds/ID ratio; it is also very technology dependent. The inset of 
Fig. 1(b) shows the behavior of gds/ID versus i, for W in the range of [6, 320] μm. As happens with the 
gm/ID curve, its variation is subtle when changing the width. The variation between strong and weak 
inversion is small, and similarly to the curve gm/ID vs. i, it also decreases when moving towards strong 
inversion (Tsividis, 2000, page 380). 
2.1.4 Intrinsic Capacitances 
When working in the radiofrequency range, it is absolutely required the consideration of the transistor 
intrinsic capacitances. Considering again that the working frequencies are below one tenth of fT, it is 
enough to consider the following intrinsic capacitances: Cgs, Cgd, Cgb, Cbs and Cbd, disregarding the other 
four capacitances and transcapacitances as well as non-quasistatic effects. These capacitances change 
with the inversion level, as Tsividis (2000) shows (page 405); and obviously they change with the 
transistor size. In this work, in order to simplify the modeling, the intrinsic capacitances are considered to 
be proportional to the gate area (WL). This can be done because these capacitances are proportional to the 
gate oxide capacitance Cox which is, at the same time, proportional to WL (Tsividis, 2000, page 391). 
Hence, each normalized capacitance Cij’=Cij/(WL) is considered to be equal for all transistors in the width 
range of interest. With this assumption, the intrinsic capacitances are extracted for one representative 
transistor and normalized to its area. Afterwards, normalized capacitances are applied to estimate the 
capacitances of other transistors in the considered width range.. For example, in Fig. 1(d) shows the 
behavior of the normalized capacitance Cgs’ versus i for a set of widths in a 90 nm technology. As 
observed, the error is below ±20% of the mean value considering the widths varying between 8 µm and 
320 µm, which is acceptable for this methodology. For Cgd’ and Cgb’ the error is lower than ±3% of the 
mean value. 
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2.1.5 Semi-empirical modeling 
Analytical compact models —as PSP (Gildenblat et al., 2006), BSIM (BSIM Research Group, 2011), 
EKV (Enz and Vittoz, 2006) o ACM (Cunha, Schneider and Galup-Montoro, 1998)— have a set of 
equations more or less complex, consistent in all regions of operation, which describes the MOS 
transistor. Semi-empirical models use measurement or simulation data to obtain numerically certain 
characteristics and to build a look-up table. 
 
Despite in the methodology presented here both approaches are valid and can be used indistinctively, in 
this work we have decided to apply a semi-empirical MOS model, as it jointly considers second and 
higher order effects which appear in nanometer technologies and it is easily obtained by extracting MOS 
characteristics via DC simulation. We discarded the use of analytical compact models, as the fitting of 
parameters is very time consuming. The semi-empirical model is extracted via an electrical simulator; 
which, in turn, uses the BSIM (or PSP) model, suitable for RF. The parameters used are provided by the 
foundry, which means that they are strongly validated. In addition, they are used by designers as the 
standard verification framework.  
MOS data acquisition scheme 
As already introduced, for the proposed methodology, three basic characteristics must be considered as a 
function of the normalized current i: (a) the transconductance to current ratio gm/ID, (b) the output 
conductance to current ratio gds/ID and (c)  the normalized MOS capacitance Cij’ = Cij/(WL). To acquire 
this information, a very simple scheme is utilized: both transistor gate and drain nodes are connected to a 
DC voltage source, while source and bulk nodes are connected either to ground (nMOS transistor) or to 
the supply voltage (pMOS transistor). Then, the gate voltage VG is swept extracting ID, gm, gds and Cij’. 
For small-signal circuits, the drain voltage is set around its expected DC value. To get a very complete 
dataset the same simulation must be run for a set of widths (for example, for 1 μm, 10 μm and 100 μm), 
when a fixed transistor length value is used. Otherwise, following the same idea, a small set of lengths 
(e.g. 100nm, 1 μm, 10 μm) should be chosen.  
2.1.6 Noise in MOS transistors 
In this section the MOS noise sources used in this chapter to deduce the equations that describe the noise 
characteristics of the radio-frequency blocks are presented. These sources are the drain current noise 
(consisting of the white noise and the flicker noise) and the induced gate noise, presented by 
Galup-Montoro, Schneider and Cunha (1999) and, after by Tsividis, (2000), (Section 8.5); and more 
recently, for RF models, by Shi, Xiong, Kang, Nan and Lin, (2009). 
 
For the drain-noise current power spectral density two zones are clearly recognized, the white noise zone 
and the flicker noise zone. The white noise is due to random fluctuations of the charge in the channel; 
whereas the flicker noise is the result of trapping and detrapping of the channel carriers in the gate oxide. 
The corner frequency fc is the frequency of the asymptotic limit between these two zones. 
The white noise, for all inversion regions, is generally expressed as:  
2
, 04 4 md wn B d B
gi k T g f k T= γ Δ = γ Δα f  (5) 
where kB is the Boltzmann constant, T is the absolute temperature, γ is the excess noise factor, α is equal 
to 
B
0/m dg gα = , with gd0 the output conductance evaluated at VDS=0 where the white noise is maximum for 
all the inversion regions. 
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The flicker noise is written as:  
' 2
2
,1/
1F m
d f
K gi
WL f
= fΔ  (6) 
with K'F the flicker noise constant, W and L are the transistor width and length, and f is the frequency of 
study. 
 
The total drain-noise current power spectral density is the sum of (5) and (6), as no correlation is 
supposed to exist between the white noise and the flicker noise sources. 
 
Finally, for high frequency operation, the induced gate noise must also be considered. This noise appears 
because random fluctuations of the carriers (generated by the white noise) cause a gate current to flow 
through the gate, even if no signal current exists. The induced gate noise is written as:  
2 2
2 2 2 2
0
164 4
5 5
gs gs
g B B
d m
C C
i k T f f k T f
g g
= δ π Δ = δαπ Δ2 f  (7) 
where δ is the gate noise coefficient. 
 
The gate noise is partially correlated with the drain noise due to the white noise, with a correlation 
coefficient c given by Van der Ziel (1986): 
 
*
,
2 2
,
g d wn
g d wn
i i
c
i i
=  (8) 
 
For long channel MOS transistors biased in strong inversion γ is around 2/3, δ is two times γ, α 
approximately equal to 0.6 and |c| around to 0.4. These variables change its values when working in 
short-channel devices and when working in moderate and weak inversion. However, in order to simplify 
the explanation of the methodology, in this work these constants are fixed around the mentioned values. 
But, to improve the methodology results, the designer should express these constants versus gm/ID. Further 
reading on these topics can be found in the studies presented by Manghisoni, Ratti, Re, Speziali and 
Traversi (2006) and Scholten et al. (2004). These works quantify the constants of the power spectral 
densities of MOS noise sources particularly for nanometer technologies. 
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3. PASSIVE COMPONENT ANALYSIS 
In radiofrequency design, the on-chip passive components need to be correctly characterized, as they are 
fundamental in the performance of the circuit. For example, in a VCO design, if it is considered an 
inductor model with a parasitic parallel resistor much lower that the actual one, the VCO could even not 
oscillate. This section briefly introduces the models and parameters of the passive components we have 
used in the design examples of Section 4.  
 
We use semi-empirical models extracted from electrical simulations, the same way we do with the MOS 
transistor. Depending on the level of accuracy and the available technological information, we use the 
models provided by the foundry or the ones obtained with electromagnetic simulators as ADS 
Momentum™ or ASITIC (Niknejad, 2000). The two main drawbacks of electromagnetic simulators are: 
1) they need the process technological data and unfortunately this information is not fully available in 
many cases; and 2) the large computational time. In this work, for the sake of efficiency, the former 
method is utilized; the library cells supplied by the foundry are simulated using AC analysis at the 
working frequency obtaining their equivalent complex impedance. 
 
For the design methodology presented in this chapter, simple passive component models, as an ideal 
inductor in series with a parasitic resistor for on-chip inductors, will be used. Biunivocal relations 
between the model parameters of the component, as between the inductance and its parasitic serial 
resistance, are very useful to generate a simple design flow.  
 
The extraction of these models depends on the topological location of the component, for example, if the 
device has an AC grounded terminal or if it is fully differential. The analysis performed with the electrical 
simulator logically has to reflect this fact. 
Inductor modeling 
In this work, inductors cells provided by the foundry are used. The extracted inductor model consists on 
an equivalent ideal inductor with a parasitic resistor for a particular working frequency f0. For example, 
for an inductor with an AC grounded port and using the AC analysis, its serial network is found. It has a 
complex series impedance Rs,ind + jXind., where Rs,ind, is the series resistance and Xind is its series reactance 
which divided by ω0=2πf0, is the equivalent series inductance Lind.   
 
Depending on the function of the inductor in the circuit, a serial or a parallel resistance is chosen to 
describe it. For the previous example, the serial network can be transformed into a parallel network by 
means of the series quality factor QL= Xind /Rs,ind. The equivalent inductance of the parallel network 
is  and the parasitic resistance of the parallel network is2, (1 1/ )p ind ind LL L Q= + 2, , (1 )p ind s ind LR R Q= + . For 
real on-chip inductors with QL≥4, Lp,ind ≈ Lind. The electrical analysis used have to be run for a large set of 
inductors to obtain a complete database, including Lind, QL, Rs,ind, and Rp,ind. It is important to bear in mind 
that these values will change when the frequency changes or other technology corner is considered, so 
more than one table should be needed if any of the situations must be taken into account. 
 
To illustrate the modeling procedure in a standard CMOS 90 nm process, extracted Lind, Rp,ind, and Rs,ind 
are plotted in Fig. 2, when both coil conductor width and internal diameter (hence sweeping the number 
of turns) are swept. The data in these plots show that in this technology the highest parasitic parallel 
resistances come with the largest inductor values. 
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Because in this work, we have considered that a good inductor is the one it has a low series resistance or a 
high parallel resistance, depending on its function in the circuit, we have established some particular 
biunivocal relations between the data of each simulated inductor in the inductor database, as the 
highlighted in thick line in Fig. 2. In this way, by means of computational routines, it is possible to find, 
for a given inductance value, the nearest inductor included in the database with the lowest series 
resistance or the highest parallel resistance. 
 
   
 
Fig. 2. (a) Parasitic parallel resistance Rp,ind versus equivalent inductance Lind  varying internal inductor 
radius and inductor coil width and (b) Parasitic serial resistance Rs,ind versus Lind corresponding with 
inductors in (a).The bold line highlights the inductors with (a) the highest Rp,ind and (b) the lowest Rs,ind. 
Capacitor and Varactor modeling 
As well as inductors, capacitors and varactors can be modelled as serial networks which consists of a 
complex series impedance . Again, AC analysis is used to characterize 
these components. 
, (var) , (var) , (var)s cap s cap s capZ R jX= +
 
For practical capacitors used in RF designs, as metal-insulator-metal type, their quality factors are 
considerably high –above 100 for the technology used here- when we compared them with monolithic 
inductors, so generally their parasitic resistances will be discarded in the initial design. 
 
On the other hand, varactors, which are generally based on semiconductor devices, have lower quality 
factor -they can be comparable with high-Q on-chip inductors- and their parasitic resistances suffer from 
variations when the bias voltage changes the effective capacitance. As a result, an AC behavior study 
should be done for different biasing conditions. Because the quality factor of the varactor varies with the 
bias voltage, a conservative yet simple approach is to consider the lowest reachable quality factor value 
when the bias is swept. 
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4. PROPOSED DESIGN METHODOLOGY  
The core of the proposed design methodology intends to give a simple way to size MOS transistors and 
passive components and to visualize the compromises involved in the design of an RF block. The sizing 
of the MOS transistors is performed by the gm/ID tool which uses the gm/ID vs. i characteristic of the 
transistor. 
 
The basic idea is that each gm/ID is one-to-one related with a normalized current i value (Fig. 1(b)). Then, 
let us consider the range of gm/ID between 3 V-1 (deep strong inversion) and 25 V-1 (weak inversion) and, 
that for each gm/ID the drain current ID is swept in a range of interest. So for each defined pair (gm/ID, ID) 
the normalized current i, the transconductance gm and the transistor W/L are known and, because the 
transistor length is set, for example to the technological minimum, the width W is also deduced. 
 
This technique has been successfully applied both in simple designs with a few transistors (Shameli & 
Heydari, 2006; Fiorelli, Peralías & Silveira, 2011) as in complex structures (Flandre, Viviani, Eggermont, 
Gentinne & Jespers, 1997; Aguirre & Silveira, 2008; Tanguay & Sawan, 2009). 
 
Despite these examples show the efficient use of the gm/ID tool, they lack of a systematic methodology 
suitable to be employed in RF blocks.  
 
As it was sketched at the end of the chapter Introduction, four steps have to be followed to apply our 
design methodology for an RF block:  
1. DC behavior of MOS transistor has to be captured in curves or expressions. It is necessary to measure 
or simulate the DC MOS characteristics (gm, gds, ID, Cij) for a small set of transistor sizes and for 
all-inversion levels to generate the curves gm/ID, gds/ID and Cij’ versus i and W. The parameters 
corresponding to the noise models should be also extracted. 
2. Extracting of parameters of practicable passive components (e.g. parasitic resistances and 
capacitances, quality factors, effective inductances, capacitances, and resistances for inductors, 
capacitors, and resistors, respectively). The objective is to have one-to-one relations to get the best 
feasible device from its nominal value. The qualifier "best device" could be in the sense of, for 
example, its best quality factor or, its lowest series parasitic resistance. 
3. Modeling of the most important characteristics of the RF block and then, perform the necessary 
modifications to the found equations in order to introduce the parameters described in the previous 
steps for the involved transistors, as gm/ID and gds/ID. 
4. Create a design flow where it is arranged the relations between the block equations, the extracted 
parameters and the decisions, all intended to fulfill the particular specifications of the block and 
technological process constraints. 
 
The final step is the inclusion of characteristics of the circuit, modeled in a set of equations. In this way a 
complete design flow can be developed. In this chapter two examples are provided: a VCO and an LNA.  
These circuits present a small number of transistors and passive components, so it helps in developing a 
simple design flow to simplify the reader’s comprehension.  
 
Each example begins presenting the relevant equations of the block with no deductions because it is not 
the scope of this chapter; nevertheless relevant references where these circuits are carefully studied are 
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provided. Where necessary, equations have been modified in order to express them in terms of gm/ID 
and/or gds/ID.  
 
The design flows and real implementations in nanometer technologies to work under the 2.4 GHz band of 
the IEEE 802.15.1 and IEEE 802.15.4 standards are presented. With the design flows, implemented in a 
computational program, a set of design space maps are displayed in order to visualize the trade-offs 
between consumption and noise and to pick a design point to be fabricated. Implemented circuit 
simulation data and measurement results are given to show their similarity with the data provided with the 
methodology. 
 
 
Fig. 3. (a) Complementary cross-coupled LC-VCO. (b) LC-VCO small-signal schematic. (c) Inductively 
degenerated CS-LNA schematic. (d) CS-LNA small-signal schematic. 
 
4.1 VCO Example 
4.1.1 VCO modeling 
The VCO topology used in this example is depicted in Fig. 3(a). It shows a cross-coupled complementary 
VCO with an inductor-capacitor tank (LC-VCO), biased with a pMOS current mirror (Mb1,Mb2). Cross-
coupled transistors provide the needed negative feedback whereas a pMOS-nMOS complementary 
structure increases the VCO transconductance while consuming the same quiescent ID current (with 
Ibias=2 ·ID). A complete study of this block is developed in the work of Hershenson, Hajimiri, Mohan, 
Boyd and Lee (1999). 
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A small-signal simplified model of this LC-VCO is given in Fig. 3(b). It comprises: the effective 
inductance at ω0 of the differential inductor Lind, the varactor capacitance Cvar, the parasitic capacitances 
of the nMOS and pMOS transistors CnMOS and CpMOS and the load capacitance Cload. The nMOS and 
pMOS transconductances, gm,p and gm,n are arbitrarily matched to gm. Therefore, transistors sizing is 
adjusted to achieve this.  
 
The well-known oscillation frequency and oscillation condition expressions are respectively: 
0
tan
1
ind kL C
ω =  (9) 
and 
tank , ,/ 2 / 2m p m n mg g g≤ + = g  (10) 
where 
tan 2
pMOS nMOS
k var loa
C C
C C C
+= + + d  (11) 
and 
tank var , , / 2 / 2ind ds p ds ng g g g g= + + +  (12) 
where gds,p and gds,n are the output parallel conductances of the nMOs and pMOs transistors; gind and gvar 
are the parasitic parallel conductances of the inductor and varactor respectively. If the MOS transistor 
intrinsic gain Ai is considered —defined as the ratio between gm and gds, i.e. Ai=gm/gds=gm/ID/gds/ID — and 
as generally gvar is negligible compared to gind, (12) can be rewritten as   
tank , ,
, ,
1 1 / 2 / 2
2
m
ind ds p ds n ind
i p i n
gg g g g g
A A
⎛ ⎞≈ + + = + +⎜⎜⎝ ⎠
⎟⎟  (13) 
Inequality (10) can be transformed into equality using an oscillation safety margin factor kosc, which is 
added to guarantee the VCO oscillation despite technology or current variations. Generally, kosc goes 
between 1.5 and 3. 
tankm oscg k g=  (14) 
Merging (13) and (14), it is obtained 
1
'
, ,
1 1 1
2 2m ind osc indosc i p i n
g g
k A A
−⎛ ⎞= − − =⎜ ⎟⎜ ⎟⎝ ⎠
k g  (15) 
The differential output voltage at the tank, Vout, is a function of gm/ID and it is estimated as (Hajimiri & 
Lee, 1999): 
'
tank
8 8
/
oscD
out
m D
kIV
g g I
≈ =π π  (16) 
The tank quality factor is estimated as 
 15 
tank
02 ind
gQ
f L
= π  (17) 
 
Phase noise (PN) is a fundamental characteristic of the VCO that describes the spectral purity around the 
VCO oscillation frequency f0 (Leeson, 1966). Considering the frequency offset Δf around f0, three 
asymptotic zones are currently defined: very near f0, in the named 1/f 3 region, the phase noise decreases 
proportionally to 1/Δf 3 and it is directly related to the flicker noise of MOS transistors. Then appears the 
1/f 2 region where PN is inversely proportional to Δf 2, caused fundamentally by the white noise of VCO 
elements. Finally, far from f0 there is a flat zone, the VCO floor noise, where the external noise sources 
dominate. Generally it is in the 1/f 2 zone where the VCO phase noise is specified. The expression of the 
phase noise in the 1/f 2 region, derived from the work of Hajimiri and Lee (1999) and modified to express 
it in terms of the gm/ID ratio is presented: 
2
22
0
21/
/1 110·log
64
m D
Bf
eq osc D
g I fPN k T
k Q I f
⎛ ⎞⎛ ⎞ ⎛ ⎞π γ⎜= +⎜ ⎟ ⎜ ⎟⎜ ⎟⎜ α Δ⎝ ⎠⎝ ⎠⎝ ⎠
⎟⎟  (18) 
where kB is the Boltzmann constant, T is the absolute temperature, Q is the tank quality factor obtained 
from , γ is the excess noise factor, and  α
B
(17) eq is defined as 0, 0,/( )eq m d n d pg g gα = + , with gd0 the output 
conductance at VDS=0. 
 
Derivation of (18) and a corresponding expression for the 1/f 3 region can be found in Fiorelli, Peralias &  
Silveira (2011). 
 
The flicker corner frequency, the asymptotic limit between 1/f 2 and 1/f 3 zones, is given by 
3
0
2,1/
' 1
2 4
F eq m
c f
B D
Kk gf i
k T I L
α
π γ?  (19) 
with , where Γ20 /(2 )av rmsk = Γ Γ 2
)
av and Γrms are the average and the root-mean-square values of the impulse 
sensitivity function Γ defined in Hajimiri and Lee (1998). 
4.1.2 VCO design methodology 
 
Now that the basic equations of the VCO model have been listed, the design flow of the VCO is presented 
through the scheme of Fig. 4(a). Each step is itemized below: 
 
Step 1:  Lets start fixing a set of initial parameters and limits: the minimum transistor channel length Lmin, 
the oscillation safety margin factor kosc, a maximum equivalent inductance Lind,max, a minimum 
varactor capacitance Cvar,min and Cload. Next, set the VCO specifications: the oscillation frequency 
f0, a maximum current ID,max, a maximum phase noise in the white noise zone PNmax at an offset 
Δf and, a minimum output voltage Vout,min. 
 
Step 2:  Pick a pair of values, an inductance Lind and a gm/ID ratio from the technological database of 
inductors and transistors, which are assumed previously collected. 
 
Step 3:  From inductor database, derive the gind of the selected inductor, assuming that we have the  
relationship between the maximum parallel resistance versus inductance max,( vs. p ind indR L . Obtain 
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the normalized currents of nMOS and pMOS in and ip as well as gds/ID, from the picked gm/ID and 
the characteristic curves (gm/ID vs. i) and (gds/ID vs. i). Calculate the intrinsic gains Ai,n and Ai,p. 
Extract the transistors equivalent capacitance  from C'nMOS vs. i and C'pMOS vs i tables. 
 
Step 4:  Deduce gm from (15), kosc' and gind,. With gm and gm/ID calculate the bias current ID, and with (16) 
compute Vout. Then calculate the transistors widths Wn and Wp from in and ip and ID. Then, 
compute CnMOS and CpMOS . With (9) and (11), solve for Cvar. Calculate the flicker frequency 
corner fc,1/f3 using (19). 
 
Step 5:  If ID >ID,max or Vout <Vout,min or Cvar < Cvar,min or  fc,1/f3 >Δf, return to Step 2 and change one or both 
of the values chosen; otherwise continue. 
 
Step 6:  Compute Q with (17). Then calculate the phase noise PN  using (18) at the frequency offset Δf. If 
it surpasses PNmax return to Step 2, otherwise the design is finished. 
 
Following these steps, we have implemented a computational routine both to obtain a VCO design and to 
study graphically the behavior of the current consumption and PN when we vary the inversion region (i.e. 
gm/ID) and Lind. A 90 nm CMOS technology is used, and the noise parameters are set to α=0.65 and γ=0.6. 
Figure 4(b) presents an example of the plots obtained from the routine. This shows the behavior of the 
drain current ID for different inversion zones and for a constrained set inductor values. A reduction in the 
drain current occurs when gm/ID increases, that is, when moving to weak inversion. It happens because gm 
is fixed for a fixed inductor and an increment in gm/ID means a reduction in ID. Figure 4(c) displays the 
phase noise (at an offset of 400 kHz) for different gm/ID and inductors values. As expected from (18), PN 
increases when working in moderate and weak inversion as well as when the quality factor of the tank is 
low.  
 
Figures 4(b) and 4(c) show the power of this methodology, as choosing the gm/ID and the inductor it can 
be obtained jointly the ID and the phase noise; easily visualizing their trade-offs. Another view of this idea 
is given in Table II where the results of designing in strong, moderate or weak inversion for a 
hypothetical specification of PN of -114 dBc/Hz affects the consumption, transistors and inductor size. In 
particular it can be seen that a minimum of consumption exists in the moderate inversion region. 
 
 
PN=-114 dBc/Hz 
@ 400 kHz 
S.I. M.I. W.I. 
gm/ID , V-1 7 14 23 
Lind, nH 11.2  4.2  1.8  
Rp, kΩ 2.0  1.1  0.24 
ID, μA 410  320  840  
Wn, μm 4.7 29  3400  
Wp, μm 18  35  64000 
Table II. Parameter values of the VCO in S.I., M.I. and W.I. 
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Fig. 4. (a) LC-VCO design flow. (b) ID vs gm/ID for four inductor values. (c) Design space of PN at 
400 kHz offset versus gm/ID and Lind. (d) Measured PN at a central frequency of 2.16 GHz. (e) Measured 
PN at 400 kHz offset varying the current ID. 
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4.1.3 Application example and experimental results 
With the VCO methodology presented, a 2.4 GHz LC-VCO has been implemented in a 90 nm CMOS 
technology. An on-chip differential-pair buffer is included in the design in order to fix Cload. To follow the 
design flow presented in Section 4.1.2 the technology database (MOS data and inductor data) has been 
previously collected. 
 
Using the design space of Fig. 4(c) the design displayed in the text box has been implemented. The 
election of this design point was focused on generating a VCO with a PN lower than -100 dBc/Hz at  an 
offset of 400 kHz from the carrier and a total bias current Ibias lower than 600 μA, with Ibias=2ID. The 
shadowed area shows the zone where Ibias complies with the latter requirement. The picked point drives an 
Ibias of 310 μA (ID=155 μA). 
 
With the data provided by the chosen design point, the necessary electrical simulations are performed to 
do small design adjustments to adapt the design to the desired oscillation frequency and oscillation 
condition. After the adjustments, the LC-VCO consumes an Ibias of 330 μA (ID=165 μA) with phase noise 
of -104.3 dBc/Hz at 400 kHz from the 2.4 GHz carrier frequency. The final component sizing is: 
Wp=54 μm and Wn=46 μm; Cvar=350 fF and Lind=10 nH.  
Measurements 
A set of phase noise measurements has been done to the fabricated chip. Due to external interference with 
the measurement setup, the minimum bias current utilized in the measurements was Ibias=440 μA 
(ID=220 μA).  For this current, the phase noise versus the offset frequency, with the carrier at 2.16 GHz is 
shown in Fig. 4(d). It also shows the measured 1/f 3 corner frequency, fc,1/f3 which is 203 kHz, while the 
analytical expected one at gm/ID = 17.6 V-1 is 257 kHz. 
 
The current ID was also swept up to 310 μA and a set of phase noise measurements at 400 kHz from the 
carrier were performed, as depicted in Fig. 4(e), considering again a carrier frequency around 2.16 GHz 
(with slight variations due to minor changes in the parasitic capacitances of the MOS). The experimental 
data were fitted considering γ=0.65, α=0.55 and kosc = 3. The fitted model is extended up to the nominal ID 
current of 165 μA, obtaining an extrapolated PN value of -104.6 dBc/Hz. 
 
4.2 LNA example 
4.2.1 LNA modeling 
In order to describe the methodology proposed for RF LNAs implemented in nanometer technologies, the 
design of an inductively degenerated common-source low noise amplifier (CS-LNA) is utilized, as shown 
in the schematic of Fig. 3(c). The LNA includes an external gate-source capacitor Cext to provide an 
additional degree of freedom in the design (Andreani & Sjland, 2001). The input stage is composed by the 
gate inductor Lg, the source inductor Ls, the capacitor Cext and the MOS transistor M1; whereas the output 
stage consists of the cascode transistor M2 and the load inductor Ld. To couple the LNA output resistance 
Rout with the load RL it is used a matching network, consisting of capacitors Cd1 and Cd2.  
 
This design follows the idea formulated in the work of Belostotski and Haslett (2006). Here, only the 
parasitic series resistance of the gate inductor Rind,g  is considered. The parasitic resistance of the source 
inductor, as well as the gate-bulk Cgb and gate-drain Cgd parasitic capacitances are discarded for the sake 
of facilitating the explanation, as the expressions are considerably simplified and the slight deviation is 
easily corrected with a minor adjustment in the gate inductance value (Belostotski & Haslett, 2006). To 
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increase as much as possible the circuit gain, the load inductor Ld is chosen to have a very high parallel 
resistance.  
 
Defining Ct=Cgs+Cext and Lt=Lg+Ls, the input impedance of the LNA is 
,
1( ) min ind g t s
t t
gZ s R sL L
sC C
= + + +  (20) 
Equation (20) can be divided into real and imaginary parts and evaluated for s = jω0, where ω0 is the 
working frequency. Assuming matching impedance between the LNA input and the purely resistive input 
voltage source, i.e. Zin=Rs, the following expressions are obtained: 
,
m
s ind g s
t
gR R L
C
= +  (21) 
and 
0 1/ t tL Cω =  (22) 
With (21) and (22) a second order equation with Ct as its unique unknown is found: 
2 2
, 0 0( )s ind g t m g t mR R C g L C g− ω +ω − = 0  (23) 
The effective transconductance of the input stage, evaluated at ω0, is: 
( )0 0 ,( ) meff eff s j ind g t s m
gG G s
R C L g= ω
= = ω +  (24) 
Then the LNA voltage gain is 
2
out
eff
RG G=  (25) 
The noise factor expression in ω0 is (Belostotski & Haslett, 2006): 
, 01
2
ind g t
s eff
R CF
R G
⎛ ⎞ω γ= +⎜⎜ α⎝ ⎠
χ⎟⎟  (26) 
with  
22 2
2 2 2 2
0 ,
11 2 1
5 5
gs gs
t t ind
C C
c
C C R
⎛ ⎞δα δαχ = − + +⎜⎜γ γ ω⎝ ⎠g tC
⎟⎟  (27) 
where |c|, δ, α and γ are defined in Section 2.1.6.  
 
Finally, the Noise Figure (NF) is NFdB = 10 log(F). 
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4.2.2 LNA design methodology 
 
The proposed design flow optimizes the Noise Figure, considering a power consumption constraint. Its 
objectives are the correct biasing and sizing of the MOS transistor and the dimensions of Lg, Ls and Ct. 
 
The design flow covers all the possible pairs (gm/ID, ID) with ID below the maximum acceptable ID,max. For 
each pair, it is necessary to find the gate inductor that minimizes the noise figure among all of a 
predetermined subset of inductors .  For this inductor, C,1 , ,{ , ... , , ... , }L ind ind j ind NL L LΛ = ext, Ls and G are 
computed.  To build ΛL the inductors that have the highest parallel resistance are chosen from the whole 
set of extracted inductors. 
 
Following the above idea, the flow diagram of the methodology is presented in Fig. 5(a). It is organized in 
the following steps: 
 
Step 1:  Start by setting the constraints of a minimum transistor length Lmin and the inductor subset ΛL, 
and the specifications: the working frequency ω0, a maximum transistor bias current IDmax, a 
maximum noise factor Fmax and, a minimum gain Gmin, .  
 
Step 2:  Pick a pair of ID and gm/ID values, using the transistor technology database, which is assumed 
previously collected. Pick an inductor Ld included in ΛL with a high parallel resistance Rind,d.  
 
Step 3:  With the pair (gm/ID, ID), and the transistor technology database (characteristic curves gm/ID vs. i, 
gds/ID vs. i and Cgs’ vs. i) obtain the normalized current i, the transistor width W, the output 
conductance gds, and Cgs. Calculate Rout with Rind,d and 1/gds. 
 
Step 4:  Consider each inductor Lind,j of ΛL as a possible gate inductor Lg. For each Lind,j evaluate its serial 
resistance Rind,j and apply  (21), (24), and (26) to obtain Cext,j, Ls,j and NFj. Then, consider as the 
gate inductor for the selection of Step 2 the one which provides with the lowest value of NF: 
*
min minmin{ } & { | }j jjNF NF j j NF NF= = = .  That is , *g ind jL L= , , *ext ext jC C=  
 
 If NFmin is higher than NFmax return to Step 2, otherwise continue. 
 
Step 5:  Being j* the index of the selected gate inductor in ΛL, find in the collection ΛL the inductor with 
the nearest inductance to Ls,j* and with the lowest series resistance. If the source inductor is not 
found in ΛL, return to Step 2.  
 
Step 6: Compute the gain G using (25). If G is lower than Gmin then return to Step 2 and choose another 
pair (gm/ID, ID). Otherwise, end the design. 
 
In order to assess the performance of this design flow, we have implemented it in computational routines. 
In this way, we can obtain numerically the optimum noise figure for the available range of gm/ID versus a 
wide range of ID.  
 
We have used the database obtained from a 90 nm CMOS technology. We fix the operating frequency to 
2.445 GHz, γ=4/3, δ=0.6, Lmin=100nm, Rs=50Ω, RLoad=50Ω, and ΛL a subset of the inductors of Fig. 2.   
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In Fig. 5(b) it is depicted the Noise Figure characteristic and the gain versus gm/ID and ID. As expected, the 
optimum of Noise Figure respect to the power consumption is in moderate inversion. This trade-off is 
presented in Table III, where three design points are compared. 
   ID=0.6 mA S.I. M.I. W.I. 
gm/ID, V-1  5 14 19.5 
W, µm 4.3 32.4 278 
NF, dB  2.6 1.9 9.1 
G, dB 0.4 6.6 6.6 
 
 
 
 
 
Table III. Parameter values of the LNA in S.I., M.I. and W.I. 
4.2.3 Application example and experimental results 
To validate experimentally this LNA design methodology, a differential CS-LNA has been implemented 
in a 90 nm CMOS technology to be used in a fully differential 2.4 GHz ZigBee receiver. As initial 
specifications we considered ID lower than 0.6 mA, G around 10dB, a NF lower than 5 dB, and a 1-dB 
compression point (P1dB) higher than -15 dBm for 100 Ω input and output impedances. To design a 
differential circuit based on the method proposed, we obtain the single ended design following the design 
flow of Fig.5(a), then we mirror the circuit to generate a differential structure. In our differential LNA we 
employ a differential source inductor; but the Ls calculated by the procedure is single ended; thus we use 
the double of this value to find a near value differential inductor included in the technology set. 
 
To pick the final design point we use the Noise Figure-Gain space map of Fig. 5(b). The displayed 
text-box lists the computed components sizing, Ct value, current consumption, noise figure, gain, among 
others. These data were used to implement and simulate the circuit in Cadence SpectreRF.  
 
The final simulation results of the LNA, after minor adjustments in the component sizing, show that it 
consumes 573 μA, has a voltage gain of 10.7 dB and a NF of 4.5 dB. The nMOS width is 92 μm, Ct/Cgs is 
4.4, Lg is 11 nH, Ld is 10.5 nH and Ls is 1.5 nH. As expected, under post-layout conditions, only minor 
adjustments in component sizing were needed to reach the specifications. 
Measurements 
The measured S-parameters are shown in Fig. 5(c) and 5(d). The input and output networks resonant 
frequencies have a shift around 150MHz, visualized in traces S11 and S22, where |S11|< -10 dB and 
|S22|< -10dB. These shifts reduce the gain in approximately 1 dB and increase the NF value. The LNA 
isolation is correct as S12 is below -35 dB. The gain of the LNA, represented by S21 in Fig. 5(c), is higher 
than 9dB in the specified band. 
 
Figure 5(e) depicts the Noise Figure at the band between 2.2 GHz and 2.5 GHz. At 2.445 GHz it shows a 
value of 5.2 dB, with a minimum of 4.8 dB in the band of interest. This minimum is close to the expected 
NF value of 4.5 dB obtained in SpectreRF. 
 
Finally, the input third order intermodulation point (IIP3) as well as the 1-dB compression point are 
measured. The P1dB is found to be -13 dBm. For the IIP3, we measured the amplitude of the fundamental 
and third order intermodulation tone, where two tones separated 1 MHz with variable amplitude are 
injected. Extrapolating these curves, the IIP3 is -3.5 dBm. 
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Fig. 5. (a) CS-LNA design flow. (b) Simulated NF and gain design space versus gm/ID and ID. Measured 
S-parameters: (c) LNA gain characteristics, (S21), (d) LNA matching characteristics S11 and S22, and (e) 
LNA Noise Figure. 
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5. CONCLUSIONS 
In this chapter we present a design methodology for analog radiofrequency blocks, focused to nanometer 
technologies and based on the gm/ID tool. We review the MOS model in all inversion regions, studying the 
curve gm/ID versus i and the behavior of fT when the bias point moves from weak inversion to strong 
inversion. We show the importance, already highlighted by other works, of working with a MOS 
transistor model that covers all inversion regions of operation and therefore exploiting to its maximum the 
MOS transistor potential and the performance trade-offs. We show that for RF circuits integrated in 
nanometer technologies, the best trade-off occurs in many cases in the moderate region. 
 
Moreover, this methodology easily presents the trade-offs involved in each particular design and the 
consequences of modifying the parameters of the RF block. The use of the proposed methodology reduces 
the design time, as little adjustments are needed after the election of the design point.  
 
We present two examples of RF blocks in which the method is applied. We derive the specific design 
methodologies for a CS-LNA and an LC-VCO. The key equations of each block were adjusted to express 
them as a function of the gm/ID ratio. 
 
For each circuit, we present how the characteristics change when we utilize a design in weak, moderate or 
strong inversion.  
 
Considering particularly the VCO, we show graphically the design compromises with respect to the 
inversion region or the inductor choice. We see that designing in moderate and weak inversion leads to a 
current reduction and a Phase Noise increment; on the other hand an increment of the inductor value (and 
hence a raise in its parasitic parallel resistance) contributes to an improvement in the VCO spectral purity. 
 
For the case of the LNA, the design space map is shown displaying the Noise Figure when we vary the 
inversion level and the drain current. Here we can also appreciate that working in moderate inversion 
permits to obtain a good compromise between noise figure and gain for a fixed current. 
 
The particular design methodologies of each block are verified in measured prototypes, which show a 
good agreement between measurements, simulated values and computed results in the design flow. 
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7. KEY TERMS & DEFINITIONS 
Radiofrequency: Frequency working-band of the electromagnetic spectrum used in 
radio-communications. 
Low power circuits: Circuits consuming power around or below the milliwatt.  
All-inversion regions: All the MOS transistor channel inversion levels. 
Sub-threshold: The bias zone of the MOS transistor channel below the threshold voltage. 
Design Methodology: Systematic method used to design a system. 
VCO: Voltage controlled oscillator. 
LNA: Low Noise Amplifier. 
CMOS: Complementary Metal Oxide Semiconductor. 
Phase noise: Figure of merit to qualify the spectral purity of oscillators. 
Noise figure: Figure of merit to qualify the intrinsic noisy behaviour of analog RF-blocks. 
RF IC Design: design of radiofrequency integrated circuits  
Transconductance: ratio between the output current of a circuit and its input voltage. 
Transition frequency: the frequency where MOS current gain falls to unity. 
Zigbee: communication standard defined in the standard IEEE 802.15.4 
Bluetooth: communication standard defined in the standard IEEE 802.15.1. 
